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former geometry. The optical responsivity for both
architectures was compared with the StaG PD, with and
without inter-pixel nested ridges, and with single inter-pixel
BTI. Results were also compared with the conventional single
junction photodiode (SJPD), the guard ring electrode SJPD,
Guard-BTI SJPD, twin BTI SJPD and the double junction
Photodiode (DJPD). Due to the advantages of the backwall
illumination [4], comparison was made to frontwall
illumination for each photodiode geometry.

Abstract—The effect of the width of inter-pixel double
boundary trench isolation on the response resolution of a two
dimensional CMOS compatible stacked gradient homojunction
photodiode array was simulated. Insulation and P-doped double
boundary trench isolation were compared. Both geometries
showed improved crosstalk suppression and enhanced sensitivity
compared to photodiode geometries previously investigated,
combined with a reduction in fabrication complexity for the
insulation DBTI configuration.
Keywords- CMOS; crosstalk; double boundary trench isolation;
inter-pixel nested ridges; quantum efficiency; SiO2; stacked
gradient homojunction photodiode.

I.

II.

METHOD

The crosstalk and maximum quantum efficiency of the
central pixel of the three pixel array 160 µm wide and 12 µm
deep with various geometries (Fig. 4 & 5) was simulated using
SEMICAD DEVICE (v1.2), used to allow comparison with
photodiode configurations previous simulated.

INTRODUCTION

To produce high-speed high-resolution CMOS imaging
systems, photodiode array crosstalk and maximum Quantum
Efficiency (QE) need to be optimized [1]-[3]. Backwall
illumination allows the spectral response of individual
photodiodes to be tailored to a specific wavelength band
because the depth of carrier photogeneration is proportional to
the wavelength due to the indirect nature of the silicon
absorption coefficient [4].

The simulated three-pixel array was scanned at 5 µm
intervals along the frontwall or backwall of the array using a
simulated laser beam of 633nm wavelength, 5µm width and 0.1
µW power for comparison to previous results [5]-[9], [11]-[13].
Crosstalk was compared using the Relative Crosstalk
parameter: Relative Crosstalk is equal to the Normalized QE
produced at the central Pixel for illumination just outside the
central pixel at the 50µm position.

This investigation of the Stacked Gradient homojunction –
Double Boundary Trench Isolation (StaG-DBTI) photodiode
(PD) geometries add to previous work with the aim of
achieving devices that balance the maximization of response
resolution with the minimization of device fabrication
complexity. This furthers previous research [10] showing that
the StaG PD (Fig.1) showed superior QE and reduced
crosstalk [11] compared to other photodiode structures [5]-[9].

Sensitivity was defined as the maximum QE produced at
the central pixel for illumination over the central pixel. For
back illumination this is normally for illumination at the centre
of the pixel. For front illumination the maximum QE usually
occurs for illuminations outside the well due to negating hole
current photo-generated in the well.

Previous research with nested inter-pixel ridge StaG PD
(StaG-R PD) [12] (Fig. 2) has shown enhanced pixel response
resolution beyond that of the StaG PD (Fig. 1). However the
complexity of fabricating this geometry (Fig. 2) led first to the
single BTI StaG PD geometry [13] (Fig. 3) and then to the
present doped Double BTI (DBTI) StaG PD (Fig. 4) and
Insulation DBTI StaG PD geometries (Fig. 5).
This present research investigates the effect of the width of
each BTI for the doped DBTI StaG PD, on the response
resolution of a two dimensional CMOS compatible photodiode
array. DBTI and single BTI StaG PD with insulation making
up the BTI are also investigated for comparison with the
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Figure 1. The primitive StaG Photodiode array [11].
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produces a potential gradient that drives the minority photocarriers towards the depletion region [11], [12]. The epilayers
doped in this manner act together as a minority carrier mirror
reflecting carriers vertically towards the depletion region.

Figure 2. The StaG Photodiode array with inter-pixel nested ridges (StaG-R)
extending to the frontwall [12].

Figure 6. Energy band diagram schematic of an unbiased five p - epilayer
StaG PD indicating the more favourable direction of carrier drift – i.e. the
potential gradient drives minority carriers towards the depletion region.

Figure 3. The StaG Photodiode array with inter-pixel Boundary Trench
Isolation (BTI) extending to the frontwall [13].

As this structure introduces directionality to carrier
transport, adding a vertical 5-epilayer StaG structure will also
reflect carriers generated from the sides of the pixel towards
the depletion region (Fig. 2). This geometry would be very
difficult to fabricate and thus the BTI geometry was introduced
and investigated. The BTI structure (Fig. 3 & 4) represents a
lateral stacked gradient homojunction, that is, a two layered
structure, rather than the StaG-R five layered architecture
photodiode (Fig. 2). Both the single BTI (Fig.3) and DBTI
(Fig. 4) will act as minority carrier mirrors, increasing the
pixel’s carrier capture efficiency, suppressing crosstalk and
increasing sensitivity. Additionally both DBTI structures
(Fig. 4 & 5) will trap crosstalk carriers within their inter-pixel
cavities, benefiting crosstalk suppression further: one acting as
a minority carrier mirror (Fig. 4), and the other (Fig. 5)
preventing crosstalk carriers passing through the adjacent BTI
into the pixel.

Figure 4. The StaG Photodiode array with inter-pixel Double Boundary Trench
Isolation (DBTI) with p+ substrate doping, extending to the frontwall.

The quantum efficiency (η, QE) for an incident
wavelength (λ), and radiant intensity (Popt) was calculated
using,

Figure 5. The StaG Photodiode array with inter-pixel Double Boundary Trench
Isolation (DBTI) consisting of SiO2, extending to the frontwall.

η (λ ) =

Transparent ohmic contacts were used on the well and
substrate surfaces on the front side of the array. Identical
devices were simulated for both the BW and FW cases at 5µm
intervals along the backwall and frontwall, respectively.
III.

hcI λ
λ qP opt

(1)

where h is Planck’s constant, c is the speed of light, and q is
the electronic charge. The QE was calculated for the
simulated electron, hole and total currents (Iλ).

THEORY
IV.

The principle of the StaG geometry is that it is
energetically more favorable for carriers to migrate in the
direction of decreasing doping, towards the depletion region,
resulting in improved crosstalk and sensitivity for both modes
of illumination (Fig. 6). The direction of decreasing doping

RESULTS AND DISCUSSION

A. Relative Crosstalk and sensitivity comparison.
Fig. 7 and Fig. 8 compare the relative crosstalk and
maximum QE (sensitivity) for specific photodiode geometries
with that of the doped DBTI architecture. The negative values
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on the horizontal axis refer to specific photodiode geometries
while the positive values on the same axis refer to BTI width.
This device geometry code is outlined in Table 1.
TABLE I.

HORIZONTAL AXIS NUMBER GUIDE FOR FIG. 7 AND 8.

Photodiode Configuration

Horizontal
axis number
(Fig 7 & 8)

BTI width (µm) for StaG Twin BTI 6 µm apart (Fig. 5)

1-5

StaG twin BTI SiO2 1 µm thick (Fig. 4)

-1

StaG single BTI SiO2 1 µm thick (similar to Fig.3)

-2

StaG with fully nested ridges (Fig. 2)

-3

StaG single doped BTI 1 µm thick (Fig. 3)

-4

StaG flat without BTI (Fig. 1)

-5

Naked SJPD with twin BTI SiO2 1 µm thick [8],[9]

-6

Naked SJPD with single BTI SiO2 1 µm thick [8]

-7

Naked SJPD - just substate and wells [5],[9]

-8

Guard ring with single BTI SJPD [8]

-9

Guard ring electrode SJPD [7], [9]

-10

The SiO2 DBTI has superior crosstalk suppression to the
doped DBTI geometry, which is superior to all other
photodiode configurations except the Double Junction
PhotoDiode (DJPD) [9]. The DJPD shows superior crosstalk
suppression as its outer depletion region acts as a perfect
crosstalk shield [9]. For the doped DBTI StaG photodiode
geometry, crosstalk reduces (Fig. 7) with increasing BTI width
from 1 to 5 µm for back illumination but is a minimum at 3
µm for front illumination.

Figure 7. Relative crosstalk comparison for both modes of illumination.

Front illumination shows relative crosstalk an order of
magnitude below that of back illumination across all the
photodiode geometries simulated (Fig.7). This is because the
former is immediate to the depletion region while the latter is
immediate to the substrate, allowing lateral crosstalk diffusion
[5]-[9], [11]-[13] and vertical channeling via the ridges
(Fig. 2)[12], and single BTI (Fig. 3)[13].
The sensitivity of the DBTI photodiode geometry is superior
as the other StaG PD geometries being at 99.8% for both
illumination modes. For front illumination the central QE
reduces to 87% due to the generation of a negating minority
hole current inside the well. This is the same for the front
illuminated single BTI StaG photodiode geometry, both doped
and with SiO2. Sensitivity is above non-StaG geometries such
as the DJPD [9]. DJPD sensitivity is reduced for the same
reason as its crosstalk is reduced. This is especially true for
back illumination, as the majority of carriers are generated
outside the outer depletion region of the DJPD [9].
The use of 50 µm pitch pixels is for comparison with
previous photodiode geometries. Future work will investigate
pixels with 10 to 5 µm pitch using the best geometries.

Figure 8. Maximum sensitivity comparison for both modes of illumination.
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[6]

B. The Mechanism.
The physical mechanism driving the reduction in crosstalk is
internal reflection of crosstalk photo-carriers generated
between the DBTI. The doped BTI act as a bi-layer minority
carrier mirror while the SiO2 BTI block transport across their
structure. The reflected carriers then recombine in the cavity.
V.

[7]

[8] P.V. Jansz & S. Hinckley, “Pixel boundary trench effects on a CMOS

CONCLUSION

compatible single junction photodiode array with and without guard
ring electrodes.”, unpublished (2003).l
[9] P.V. Jansz-Drávetzky, Device structural effects on electrical crosstalk
in backwall illuminated CMOS compatible photodiode arrays. Honours
Thesis. Edith Cowan University. Perth, WA, 2003.
[10] B. Dierickx & J. Bogaerts, “NIR-enhanced image sensor using multiple
epitaxial layers”, Proc. Of SPIE – IS&T Electronic Imaging, 5301,
2004, pp. 205–212.
[11] S. Hinckley & P.V. Jansz, “Stacked homojunction effects on crosstalk
and response resolution in CMOS compatible photodiode arrays.”,
Proc. Of IFIP WG 10.5 conference on VLSI-SoC 2005, Perth, IFIP,
2005, pp. 383-388.

The back illuminated and front illuminated StaG-twin
doped BTI and StaG-twin SiO2 BTI SJPD have shown
improve crosstalk suppression and equivalent sensitivity
compared to the StaG-, StaG-R- and StaG-BTI-photodiode
geometries. Previously simulated non-StaG photodiode
geometries also showed more crosstalk and less sensitivity than
the StaG-DBTI photodiode geometries except the Double
Junction PhotoDiode (DJPD) which showed orders of
magnitude less crosstalk [9]. However the DJPD is
disadvantaged in sensitivity especially for the back illumination
mode [9]. The Twin doped BTI acts as a minority mirror while
the later acts as an insulator, both capturing crosstalk carriers
between their BTI structures and eliminating crosstalk.

[12] S. Hinckley & P.V. Jansz, “The effect of inter-pixel nested ridges
incorporated in a stacked gradient homojunction photodiode
architecture.”, Proc. Of SPIE conference on Smart Structures, Devices
and Systems III (AU102), Adelaide, SPIE, 2006.

This investigation of the StaG-twin BTI PD is along a path
of device geometry evolution with the aim to achieve PD
geometries that balance the maximization of response
resolution with the minimization of device fabrication
complexity. This is achieved through a process of stepwise
refinement. The present results indicate the prospect of
obtaining significant crosstalk suppression and sensitivity
enhancement in CMOS imaging arrays through achievable
modifications to the array structure with the view to producing
high-speed high-resolution imaging systems.

[13] P. V. Jansz & S. Hinckley, “Inter-pixel boundary trench isolation
effects on a stacked gradient homojunction single junction photodiode
pixel architecture.”, Proc. COMMAD 2006, Melbourne. IEEE Press,
2006.
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